IDT - New programmable clock generators achieve best performance to date | 黑森爾電子
聯繫我們
SalesDept@heisener.com +86-755-83210559 ext. 803
Language Translation

* Please refer to the English Version as our Official Version.

IDT - New programmable clock generators achieve best performance to date

Technology Cover
發佈日期: 2016-01-05
Integrated Device Technology (IDT) introduces the VersaClock 6 family of programmable clock generators, providing flexible low-power timing for demanding, high-performance applications. VersaClock 6's RMS phase jitter is less than 500 femtoseconds (fsec), providing IDT's award-winning VersaClock series with the best performance to date, combining an outstanding combination of jitter performance, flexibility and low operating power. RMS phase jitter is less than 500fsec across the integrated range of 12kHz to 20 MHz. These new devices meet the strict jitter and phase of applications and standards such as 10G Ethernet, enterprise storage SAS and SATA, PCI Express Gen 1/2/3 Noise requirements. The company said that XAUI, SRIO, strict PHY reference clocks and the latest generation of high-end FPGAs-run almost half the power of competing devices. The device's core current consumption is 30 mA, which reduces the thermal constraints of the system and reduces operating power consumption. In addition, VersaClock 6 devices are footprint compatible with similar VersaClock 5 products, enabling performance scalability with minimal design changes. "These latest VersaClock products provide unparalleled power savings for programmable clock generators with this performance," said Kris Rausch, general manager of IDT's multimarket timing department. "VersaClock 6 devices enable customers to meet the stringent jitter of their systems And low power requirements, while reducing board space and bill of materials costs. With its perfect combination of low phase jitter and power consumption, VersaClock 6 devices are ideal for high-end consumer, networking, computing, industrial, and communications markets. " The VersaClock 6 programmable clock generator provides universal output pairs that can be independently configured as LVDS, LVPECL, HCSL or dual LVCMOS, and can independently generate any output frequency from 1MHz to 350MHz on each output pair. These three new devices are 5P49V6901 with four outputs of any frequency, 5P49V6913 with two outputs of arbitrary frequency, and 5P49V6914 with three outputs of arbitrary frequency. VersaClock 6's flexibility allows users to get the exact functionality they need in a cost-effective manner, while outstanding RMS phase jitter performance meets the requirements of high-performance applications, and phase noise performance meets the latest FPGA specifications. The company said that the 4mm x 4mm 24-VFQFPN package is compatible with the footprint of VersaClock 5 devices, enabling performance scalability with minimal design changes.